Broadcast with mask on a Massively Parallel Processing on a Chip

Krichene, Hana; Baklouti, Mouna; Abid, Mohamed; Marquet, Philippe; Dekeyser, Jean-Luc

Document type :

Autre communication scientifique (congrès sans actes - poster - séminaire...)

Title :

Broadcast with mask on a Massively Parallel Processing on a Chip

Author(s) :

Krichene, Hana [Auteur]
Département de Génie Électrique de Sfax [ENIS] [CEM Lab - ENIS]
Contributions of the Data parallelism to real time [DART]
Baklouti, Mouna [Auteur]
Département de Génie Électrique de Sfax [ENIS] [CEM Lab - ENIS]
Abid, Mohamed [Auteur]
Département de Génie Électrique de Sfax [ENIS] [CEM Lab - ENIS]
Marquet, Philippe [Auteur]

Contributions of the Data parallelism to real time [DART]
Dekeyser, Jean-Luc [Auteur]
Contributions of the Data parallelism to real time [DART]

Publication date :

2012

HAL domain(s) :

Informatique [cs]/Systèmes embarqués

English abstract : [en]

The delay of instructions broadcast has a significant impact on the performance of Single Instruction Multiple Data (SIMD) architecture. This is especially true for massively parallel processing Systems-on-Chip (mppSoC), ...
Show more >The delay of instructions broadcast has a significant impact on the performance of Single Instruction Multiple Data (SIMD) architecture. This is especially true for massively parallel processing Systems-on-Chip (mppSoC), where the processing stage and that of setting up the communication mechanism need several clock periods. Subnetting is the strategy used to partition a single physical network into more than one smaller logical sub-networks (subnets). This technique better controls the broadcast instructions domain and the data traffic between network nodes. Furthermore, it allows to separate synchronous communications from asynchronous processing which maintains reliable communications and rapid processing through parallel processors. This paper describes the design of a communication model called broadcast with mask. This model is dedicated to mppSoC architecture with a huge number of processor elements because it maintains performances even when the number of processors increases. Simulation results and an FPGA implementation validate our approach.Show less >

Language :

Anglais

Audience :

Non spécifiée

Popular science :

Non

Collections :

Centre de Recherche en Informatique, Signal et Automatique de Lille (CRIStAL) - UMR 9189

Source :

Harvested from HAL

Files

https://hal.inria.fr/hal-00688418/document
Open access
Access the document

https://hal.inria.fr/hal-00688418/document
Open access
Access the document

document
Open access
Access the document

DRNoC2012.pdf
Open access
Access the document

document
Open access
Access the document

DRNoC2012.pdf
Open access
Access the document

Broadcast with mask on a Massively Parallel ... BibTeX CSV Excel RIS

Files

Broadcast with mask on a Massively Parallel ...

BibTeX

CSV

Excel

RIS