A Model based design flow for Dynamic ...
Type de document :
Article dans une revue scientifique: Article original
Titre :
A Model based design flow for Dynamic Reconfigurable FPGAs
Auteur(s) :
Quadri, Imran Rafiq [Auteur]
Contributions of the Data parallelism to real time [DART]
Meftali, Samy [Auteur]
Contributions of the Data parallelism to real time [DART]
Dekeyser, Jean-Luc [Auteur]
Contributions of the Data parallelism to real time [DART]
Contributions of the Data parallelism to real time [DART]
Meftali, Samy [Auteur]
Contributions of the Data parallelism to real time [DART]
Dekeyser, Jean-Luc [Auteur]
Contributions of the Data parallelism to real time [DART]
Titre de la revue :
International Journal of Reconfigurable Computing
Éditeur :
Hindawi Publishing Corporation
Date de publication :
2009-06-18
ISSN :
1687-7195
Discipline(s) HAL :
Informatique [cs]/Systèmes embarqués
Résumé en anglais : [en]
As System-on-Chip (SoC) based embedded systems have become a de-facto industry standard, their overall design complexity has increased exponentially in recent years, necessitating the introduction of new seamless methodologies ...
Lire la suite >As System-on-Chip (SoC) based embedded systems have become a de-facto industry standard, their overall design complexity has increased exponentially in recent years, necessitating the introduction of new seamless methodologies and tools to handle the SoC co-design aspects. This paper presents a novel SoC co-design methodology based on Model Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard, permitting us to raise the abstraction levels and allows to model fine grain reconfigurable architectures such as FPGAs. Extensions of this methodology have enabled us to integrate new features such as Partial Dynamic Reconfiguration supported by Modern FPGAs. The overall objective is to carry out system modeling at a high abstraction level expressed in a graphical language like UML (Unified Modeling Language) and afterwards transformation of these models, automatically generate the necessary code for FPGA synthesis.Lire moins >
Lire la suite >As System-on-Chip (SoC) based embedded systems have become a de-facto industry standard, their overall design complexity has increased exponentially in recent years, necessitating the introduction of new seamless methodologies and tools to handle the SoC co-design aspects. This paper presents a novel SoC co-design methodology based on Model Driven Engineering and the MARTE (Modeling and Analysis of Real-Time and Embedded Systems) standard, permitting us to raise the abstraction levels and allows to model fine grain reconfigurable architectures such as FPGAs. Extensions of this methodology have enabled us to integrate new features such as Partial Dynamic Reconfiguration supported by Modern FPGAs. The overall objective is to carry out system modeling at a high abstraction level expressed in a graphical language like UML (Unified Modeling Language) and afterwards transformation of these models, automatically generate the necessary code for FPGA synthesis.Lire moins >
Langue :
Anglais
Comité de lecture :
Oui
Audience :
Internationale
Vulgarisation :
Non
Collections :
Source :
Fichiers
- https://hal.inria.fr/inria-00525017/document
- Accès libre
- Accéder au document
- https://hal.inria.fr/inria-00525017/document
- Accès libre
- Accéder au document
- document
- Accès libre
- Accéder au document
- jrecosoc08.pdf
- Accès libre
- Accéder au document
- document
- Accès libre
- Accéder au document
- jrecosoc08.pdf
- Accès libre
- Accéder au document